

RAKE RECEPTION APPARATUS

[0001]

FIELD OF THE INVENTION

5 This invention relates to a reception apparatus for a spread spectrum communication system. More particularly, it relates to a reception apparatus that may be used with advantage in particular in a cellular telephone system of the CDMA system.

[0002]

10 BACKGROUND OF THE INVENTION

 In the spread spectrum communication system, a carrier wave is modulated by transmission data and, in addition, the carrier wave is multiplied with the pseudorandom noise (PN) code, on the transmitting side, so that the carrier wave is transmitted as it is modulated with the PN
15 code and as the frequency spectrum is spread. On the receiving side, the carrier wave is multiplied with the same PN code as that used on the transmitting side. If the PN code is the same PN code as and in phase with that used in transmission, despreading occurs to produce a modulated output, which is demodulated to derive reception data. In the spread
20 spectrum communication system, as discussed above, the received signal is despread, so that the PN sequence which is the same as that used on the transmitting side not only in pattern but also in phase is needed. The code division multiple access (CDMA) system enables multiple connection by changing the pattern and the phase and is recently finding application
25 in mobile communication in that it is superior in interference combatting

and intercept combatting performance and also in that it is able to realize reception characteristics that are optimal in a multi-path environment.

[0003]

In the CDMA-based mobile communication system, there is used a path diversity system (RAKE system) in which plural path signals are separately despread and demodulated by plural receivers and plural path signals are separately despread and demodulated by plural receivers, in order to reduce the effect of fading by the multipath propagation route and also in order to improve the signal-to-noise ratio.

10 [0004]

As means for establishing and holding synchronization and demodulation under complex multipath propagation conditions, such a configuration is routinely used in which delay characteristics are found from path to path by a searcher, an initial phase is set for a plurality of finger circuits and outputs of the respective finger circuits are synthesized by a synthesis circuit depending on the reception signal intensity (RSSI) and on the signal to noise ratio (S/N ratio).

15

[0005]

In order to maintain synchronization (tracking) after establishment of synchronization by the initial phase, such a configuration is widely used in which a delay lock loop (DLL) is provided for each finger circuit to follow the jitter from path to path.

[0006]

In a well-known manner, this DLL circuit typically includes a PN sequence generator for generating a PN sequence and two multipliers for

25

detecting the correlation with respect to the reception signal by signals leading and lagging an optimum phase a preset chip (or stage of elements). Outputs of these two multipliers are passed through filters and detected by a detector and a difference is taken of respective detector outputs (correlated outputs), this difference crossing the zero at an optimum tracking point for which the code phase is optimal. The oscillation frequency of a voltage controlled oscillator is controlled by a control signal obtained on smoothing the difference of the correlated values through a loop filter, with an output clock of the voltage controlled oscillator being fed to the PN sequence generator. Such a PN sequence with the optimal code phase (reference signal) is taken out from the DLL circuit for despreading and demodulation in the finger circuit.

[0007]

SUMMARY OF THE DISCLOSURE

Meanwhile, there are contained in the phase jitter of the multipath reception signal those components produced due to e.g., movement of the terminal itself and which are changed in a concerted fashion between plural paths.

[0008]

Moreover, in the mobile communication system, recently proposed, there is used such a system which controls the transmission timing on the terminal side. In such system, it may be an occurrence that phase jitter components changing in unison in the respective paths as seen from the reception side are predominant.

[0009]

For coping with such multipath phase jitter, a DLL circuit needs to be provided from one finger circuit to another. Moreover, the phase control of the respective DLL circuits need to be performed in unison, as a result of which the circuit scale and the power consumption of the reception device are increased.

[0010]

For example, in the JP Patent Kokai JP-A-10-209918, there is disclosed a structure of a reception device in which plural finger circuits are provided with DLLs for synchronization tracking, each DLL having a loop filter, thus increasing the circuit scale. In order to resolve the problem of increasing the communication scale, each finger circuit includes a DLL for synchronization tracking with the plural finger circuits co-owning a loop filter (complete integration type order-two loop filter) forming a portion of the DLL.

[0011]

There is much to be desired in the art as aforementioned.

It is therefore an object of the present invention to overcome the above problem and provide a device which, while maintaining the function for tracking the phase jitter of the multipath propagation route, is able to reduce the circuit scale to lower the power consumption.

[0012]

According to a first aspect of the present invention, there is provided a RAKE reception apparatus having a delay lock loop circuit, termed "DLL circuit", herein, for performing control to keep synchronization for a plurality of finger circuits adapted for separately

despreading and demodulating reception signals passed through respective paths of the multiple paths, the apparatus comprising:

means for selecting one of the finger circuits which is to be an object of synchronous tracking in the DLL circuit based on the information at the time of output synthesis in a RAKE combiner adapted for combining outputs of the plural circuits with output demodulated signals; and

means for aligning the phase of the DLL circuit with the phase of the selected one finger circuit.

10 According to a second aspect of the present invention, there is provided a RAKE reception apparatus comprising a plurality of finger circuits for receiving signals spectrum-spread by spread codes, despreading respective reception signals retrieved by a searcher adapted for retrieving respective paths from multi-path reception signals for
15 demodulating the signals, and a RAKE combiner for combining outputs of the plural finger circuits. Each of the plural finger circuits is provided with one DLL circuit without being provided with an inner DLL circuit. The finger circuits to be tracked by the DLL circuit are switched by a changeover circuit. There is provided a control circuit for
20 controlling the changeover circuit based on the weighting information for each finger circuit as found by the RAKE combiner for sequentially selecting the finger circuits to be tracked by the DLL circuit.

Further aspects and features of the present inventions are disclosed in the appended claims which are incorporated herein by reference
25 thereto.

BRIEF DESCRIPTION OF THE INVENTION

Fig.1 shows a structure of an embodiment of the present invention.

Fig.2 shows a structure of a DLL circuit embodying the present invention.

5 Fig.3 shows a structure of the DLL circuit embodying the present invention.

Fig.4 shows the structure of a modification of the present invention.

Fig.5 shows the structure of the DLL circuit in the modification shown in Fig.4.

10 Fig.6 shows the structure of the finger circuit in the modification shown in Fig.3.

[0013]

PREFERRED EMBODIMENTS OF THE INVENTION

A preferred embodiment of the present invention is hereinafter explained. In the preferred embodiment of the present invention, a common one display lock loop (DLL) circuit is provided for plural finger circuits in a RAKE receiver, without providing a delay lock loop circuit (DLL circuit) for synchronization holding control for each finger circuit.

The DLL circuit is caused by a changeover circuit to track an optimal 20 finger circuit. The remaining finger circuits are adapted for being controlled by clock outputs from the DLL circuit.

[0014]

In more detail, the control circuit 3 controls the changeover circuit 4, based on the finger-based information, such as weighting information 25 as found in synthesising demodulated output signals of the respective

finger circuits to select sequentially the finger circuits to be tracked by the DLL circuit 5.

[0015]

The clocks CK controlled by the DLL circuit 5 are fed to a PN sequence generator (13 in Fig.3) of each finger circuit to execute a synchronization keeping operation.

[0016]

In the present invention, an output signal of one finger circuit, selected by the changeover circuit 4, is received by the DLL circuit 5.

10 Based on this signal, the DLL circuit 5 aligns the phase of the PN code, used for despreding, with the phase of the PN sequence generator in the selected one PN sequence generator.

[0017]

More specifically, the value of the shift register constituting the PN sequence generator of the selected one finger circuit is received through
15 the changeover circuit 4 by the DLL circuit 5, and the value of the shift register constituting the PN sequence generator 60 in the DLL circuit 5 is set so as to be equal to the value of the shift register, so input, for aligning the phase of the PN sequence generator in the DLL circuit 5 with
20 the phase of the PN sequence generator in the selected one finger circuit.

[0018]

In an alternative embodiment of the present invention, shown in Fig.4, the PN code sequence output from the PN sequence generator of the selected one finger circuit is received by the DLL circuit 5' via the
25 changeover circuit 4, and the DLL circuit 5' then uses the PN code string

output from the PN sequence generator of the selected finger circuit for despreading such as to effect phase aligning with respect to the phase of the PN sequence generator in the finger circuit selected by the changeover circuit 4.

5 [0019]

In the embodiment of the present invention, as discussed above, it is possible to reduce the circuit scale of the RAKE receiver as the function of tracking the phase jitter of the multipath propagation path is maintained.

10 [0020]

In a preferred embodiment of the present invention, the DLL circuit includes a PN sequence generator 60 for branching reception in-phase (I)/quadrature data (Q) input from the finger circuit, for generating and outputting early PN codes (an in-phase component PNEI and a quadrature component PNEQ) earlier in frequency divider timing than the PN codes used in the finger circuit (an in-phase component PNI and a quadrature component PNQ) and for generating and outputting late PN codes (an in-phase component PNLI and a quadrature component PNLQ) later in frequency divider timing than the PN codes used in the finger circuit (PNI and PNQ);

a first complex multiplier 51 for multiplying the I/Q data with the PN codes (an in-phase component PNEI and a quadrature component PNEQ) generated by the PN sequence generator;

a second complex multiplier 54 for multiplying the I/Q data with the PN codes (PNLI, PNLQ) generated by the PN sequence generator;

a first low-pass filter 52 for smoothing an output of the first complex multiplier 51;

a second low-pass filter 55 for smoothing an output of the second complex multiplier 54;

5 a first amplitude detector 53 for detecting an output amplitude of the first low-pass filter;

a second amplitude detector 56 for detecting an output amplitude of the second low-pass filter;

a subtractor 57 for subtracting an output of the second amplitude
10 detector 54 from an output of the first amplitude detector 53;

a loop filter 58 for smoothing an output of the subtractor 57; and

a voltage-controlled oscillator 59 fed with an output of the subtractor 57 as a control voltage; wherein

output clocks CK of the voltage-controlled oscillator 59 are routed
15 to the PN sequence generator 60 and to the respective finger circuits (1, 6, 7, 8).

[0021]

In an embodiment of the present invention, each finger circuit includes a PN sequence generator 13 for generating the PN sequence (PNI,
20 PNQ) subject to initial phase setting from a searcher, a complex multiplier 11 for multiplying the received input I/Q data with the PN sequence PNI, PNQ from the PN sequence generator 13 and a low-pass filter 12 for smoothing an output of the complex multiplier 11. An output of the low-pass filter 12 is output as a demodulated signal to the
25 RAKE combiner 2.

[0022]

In an embodiment of the present invention, the phase of the PN sequence generator 60 in the DLL circuit 5 is aligned with the phase of the PN sequence generator 13 in the finger circuit as selected by the changeover circuit 4. In this case, the status (shift register value) of the PN sequence generator 13 in the as-selected one finger circuit is loaded on the shift register of the PN sequence generator 60 in the DLL circuit 5.

[0023]

In another preferred embodiment of the present invention, the PN sequence generator 13' in the finger circuit outputs PN codes (PNEI, PNEQ) earlier in timing than the PN codes used in the finger circuit (in-phase component PNI and quadrature component PNQ) and PN codes (PNLI, PNLQ) later in timing than the PN codes used in the finger circuit (in-phase component PNI and quadrature component PNQ). The PN sequences (PNEI, PNEQ, PNLI, PNLQ), output from the finger circuit as selected by the changeover circuit 4 are routed to the DLL circuit 5'.

[0024]

Referring to Fig.5, the DLL circuit 5' is fed with early PN codes (PNEI, PNEQ) and late PN codes (PNLI, PNLQ) as selected by the changeover circuit 4 and includes a first complex multiplier 51 for multiplying received in-phase (I)/quadrature (Q) data with the early PN codes (PNEI, PNEQ), a second complex multiplier 54 for multiplying received in-phase (I)/quadrature (Q) data with the late PN codes (PNLI, PNLQ), a first low-pass filter 52

for smoothing an output of the first complex multiplier 51, a second low-pass filter 55 for smoothing an output of the first complex multiplier 55, a first amplitude detector 53 for detecting an output amplitude of the first low-pass filter 52, a second amplitude detector 56 for detecting an output
 5 amplitude of the second low-pass filter, a subtractor 57 for subtracting an output of the second amplitude detector 56 from an output of the first amplitude detector 53, a loop filter 58 for smoothing an output of the subtractor 57 and a voltage-controlled oscillator 60 fed with an output of the loop filter 58 as a control voltage. Output clocks of the voltage-
 10 controlled oscillator are routed to the respective finger circuits such that there is no necessity of providing a PN sequence generator in the DLL circuit 5'.

[0025]

[Preferred Embodiments]

15 For more detailed and specified description of the embodiment of the present invention, preferred embodiments of the present invention are explained with reference to the drawings, in which Fig.1 shows the structure of a RAKE receiver embodying the present invention. Data I (in-phase)/Q (quadrature) received following quasi-synchronization
 20 detection are fed to plural (n) finger circuits 1, 6, 7 and 8 where the phase adjustment is made from one multipath transmission path to another based on the path delay information as found by a searcher circuit, not shown.

[0026]

Demodulated signals from the finger circuits 1 and 6 to 8
 25 (demodulated data) are fed to a RAKE combiner 2 so as to be synthesized

in the RAKE combiner 2 based on the path-based weighting algorithm for demodulation. The RAKE combiner 2 effects phase alignment of the outputs of the despreading correlators (finger circuits), while weighting the phase-aligned outputs in proportion to the signal level and summing the weighted outputs to enable maximal ratio combining of the powers of the respective paths to realize the path diversity effect. That is, the maximum ratio combining phase-aligns respective multipath branch signals (demodulated output signals of the respective finger circuits) to weight the respective branch signals in proportion to the signal level detected by the signal level detector to sum the resulting weighted branch signals. The higher the CN (carrier to noise) ratio and the larger the signal level of a given branch, the larger is the contribution of the branch to an output.

[0027]

For keeping the synchronization following initial acquisition, a DLL circuit 5 is used.

[0028]

In an embodiment of the present invention, a sole DLL circuit 5 is used to control the clocks CK of the entire finger circuits 1, 6 to 8 in the RAKE receiver, without providing one DLL circuit 5 for each of the finger circuits.

[0029]

If a RAKE receiver has e.g., $m \times n$ finger circuits, where m and n are preset positive numbers, it is of course possible to provide a common one DLL circuit in common for the n finger circuits and to provide a sum total

of m DLL circuits in the RAKE receiver, such that a plurality of units are provided, each of which comprised of one DLL circuit in common for a set of the finger circuits.

[0030]

5 The clocks CK are controlled based on the reception (in-phase)/Q (quadrature) data supplied to the DLL circuit 5 or on the path delay information as set in the finger circuits to be tracked, while the finger circuits used in controlling the DLL circuit 5 are selected by a changeover circuit 4.

10 [0031]

 The switching of the changeover circuit 4 is controlled by a control circuit 3 fed with the finger-based weighting information as found by the RAKE combiner 2. The changeover circuit 4 includes a maximum value detection circuit, not shown, for detecting the maximum value of the weighting information input from the RAKE combiner 2 and which is afforded to the finger circuit. The control circuit 3 selects the finger circuit having the maximum weighting information and outputs a switching command signal to the changeover circuit 4 to switch to the selected finger circuit. Alternatively, the control circuit 3 may store the

15 chronological data of the weighting information on the finger circuit basis as found by the RAKE combiner 2 in a memory, not shown, to analyze the chronological data to select the finger circuit which will give the maximum finger weighting information.

 Fig.2 shows an illustrative structure of the DLL circuit 5 embodying

25 the present invention. In Fig.2, the DLL circuit 5 is comprised of a

routine early-late gate circuit. The input I/Q data received is branched and is multiplied by a complex multiplier 51 by PN codes PNEI, PNEQ generated by a PN sequence generator 60. The PN codes PNEI, PNEQ are of timings earlier than the timing of the PN code used in a PN sequence generator of the finger circuit. In a complex multiplier 54, the received I/Q data is multiplied by the PN codes PNEI, PNEQ of the delayed frequency divider timing generated by the PN sequence generator 60.

[0033]

10 The PN sequence generator 60, generating and outputting PN codes, is comprised of a linear feedback shift register, made up of a shift register 601 and a parity generator (exclusive OR circuit) 602. The exclusive OR circuit 602 is fed with an output of one end (right end) of the shift register 601 and with an output of a preset stage (tap number) of the shift register 601, as inputs. An output signal of the exclusive OR circuit 602 is fed to an input at the other end (left end) of the shift register 601. In a well-known manner, the PN code generated by the PN sequence generator 60 has its characteristics determined by the length of the shift register 601, number or position of the tap input to the exclusive OR circuit 602 and by the initial value of the shift register 601. The early PN codes PNEI, PNEQ and the late PN codes PNLI, PNLIQ are output from the positions on both sides of the take-out positions of the PN codes PNI, PNQ of the timings associated with the finger circuit.

[0034]

25 The outputs of the complex multipliers 51, 54 are synthesized by a

subtractor 57 through LPS (low-pass filters) 52, 55 and amplitude detectors 53, 56 and smoothed by a loop filter 58. The oscillation frequency of a voltage controlled oscillator (VC) 59 is variably controlled by an output signal of the loop filter 58 as a control signal. The VC 59 outputs clocks CK which are input as control clocks CK for the PN sequence generator 60. The clocks CK output by the VC 59 are fed not only to the finger circuit as selected, but also to the respective finger circuits.

[0035]

Fig.3 shows an illustrative structure of the finger circuits 1, 6, 7 and 8 in the embodiment of the present invention shown in Fig.1. Each finger circuit generates PN code strings PNI, PNQ, using a PN sequence generator 13 in which the initial phase setting is to be made from a searcher. The PN sequence generator 13 has the number of taps and the position for inputting to the parity generator in common (same) with those of a shift register of the same length as the PN sequence generator 60 of the DLL circuit 5.

[0036]

The input I/Q data, as received by th finger circuit, is multiplied in the complex multiplier 51 with the PN code strings PNI, PNQ, so as to be output through a low-pass filter (LBF.) 12 to the RAKE combiner 2.

[0037]

By the operation of the control circuit 3 and the changeover circuit 4, the DLL circuit 5 follows up with the phase jitter of one of the finger circuits 1, 6, 7 and 8, on which the maximum weight is put, based on the

synthesis algorithm of the RAKE combiner, to control the clocks CK supplied to the respective finger circuits.

[0039]

A variety of different configurations may be applied for aligning
 5 the phase of the PN sequence generator 60 in the DLL circuit 5 with the phase of the PN sequence generator 13 in the finger circuit to be tracked, as selected by the changeover circuit 4.

[0040]

In an embodiment of the present invention, the finger circuit to be
 10 tracked is selected by the changeover circuit 4, as shown in Fig.1, and the status of the shift register of the PN sequence generator in the selected finger circuit (shift register value) is loaded to the shift register 601 of the PN sequence generator 60 of the DLL circuit 5 through the changeover circuit 4 (see Fig.2).

15 [0041]

In an embodiment of the present invention, the register value of the
 shift register of the PN sequence generator 13 of each of the finger
 circuits 1, 6, 7, 8 (see Fig.3) is output to the changeover circuit 4. When
 the finger circuit is switched by the changeover circuit 4, the shift
 20 register value of the PN sequence generator 13 of the selected finger
 circuit is loaded on the shift register 601 of the DLL circuit 5.

[0042]

By the control circuit 3 sequentially controlling the changeover
 circuit 4, the DLL circuit 5 follows up with the phase of the finger circuit
 25 having a good signal state. On the other hand, the respective finger

circuits are phase-controlled by clocks CK output from the DLL circuit 5.

[0043]

A second embodiment of the present invention is now explained.

5 Referring to Fig.4, showing the structure of the second embodiment of the present invention, the PN sequence generator of each of n finger circuits 1', 6', 7' and 8' outputs PN codes (PNEI, PNEQ, PNLI, PNLQ) at an early timing and a late timing to the changeover circuit 4, which then
10 by a switching command from the control circuit 3, to send the selected codes to a DLL circuit 5'.

[0044]

Fig.5 shows a structure of the DLL circuit 5' of the second embodiment of the present invention. Referring to Fig.5, the DLL circuit
15 5' of the second embodiment of the present invention is not in need of the PN sequence generator, in contradistinction from the DLL circuit 5 shown in Fig.2. In Fig.5, the PN code sequences (PNEI, PNEQ, PNLI, PNLQ) output from the finger circuit as selected by the changeover circuit 4 are supplied as the early and late PN codes input to the complex multipliers
20 51, 54.

[0045]

Output clocks of the VC 59 are routed to the respective finger circuits.

[0046]

25 Fig.6 shows the structure of the finger circuit in the second

embodiment of the present invention. In Fig.6, the finger circuit of the second embodiment of the present invention is basically of the same structure as the finger circuit of the previous embodiment shown in Fig.3.

However, in the present second embodiment, the early and late PN code sequences (PNEI, PNEQ, PNLI, PNLQ) are output from the PN sequence generator 13' and routed through a signal line to the changeover circuit 4.

[0047]

That is, there is provided no PN sequence generator in the DLL circuit 5' so that the circuit scale can be reduced further as compared to that in the previous embodiment.

[0048]

Although the present invention has been explained in the foregoing with reference to preferred embodiments thereof, the present invention is not limited to these embodiments but may comprise various modifications which may come within the scope of the invention as defined in the claims.

[0049]

The meritorious effects of the present invention are summarized as follows.

According to the present invention, the operation of keeping synchronization is possible without the necessity of providing the DLL circuit in each finger circuit, so that meritorious effects may be achieved that the circuitry and hence the receiver may be reduced in size to achieve low power consumption.

It should be noted that other objects, features and aspects of the present invention will become apparent in the entire disclosure and that modifications may be done without departing the gist and scope of the present invention as disclosed herein and claimed as appended herewith.

- 5 Also it should be noted that any combination of the disclosed and/or claimed elements, matters and/or items may fall under the modifications aforementioned.

1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128